MIPS Development

This was the group assignment for Advanced Computer Architecture course. It contains synthesiable verilog codes for pipelined MIPS processor and a 2-way superscalar design of it. 

The codes are available here.